# Command Reference Guide ICD-278 FOR Z80



## INTRODUCTION

This COMMAND REFERENCE GUIDE shows the command formats that are available with the ICD-278 for Z80.

This COMMAND REFERENCE GUIDE is intended for the experienced ICD operator and contains the command parameters only. If you are unfamiliar with the parameter context, refer to the MASTER COMMAND GUIDE in the USER'S MANUAL for a detailed explanation of each command.

General reference information about the Z80 processor is located on the back of this GUIDE.

# NOTES ON COMMAND FORMATS

Items which are designated as KEYWORDS are displayed by BOLD characters (such as M, ON, OFF). They represent items which you must enter. Any combination of upper/lower case letters may be used.

Lowercase letters show items which you must supply (USER-SUPPLIED ITEMS), such as "filename" in which you would enter the name of a file you've selected.

A vertical line ("|") between KEYWORDS (ON | OFF, ARM | IND) means you must select one of the items. For example, if the command contains HI | LO, HI or LO may be entered but not both.

Items shown in brackets ("[]") indicate that the parameter is OPTIONAL.

Include all punctuation such as commas (,), equal signs (=), colons (:), and slashes (/).

Some parameters are abbreviated as follows:

ipt/tpt = initiation/termination pointer

ua = user address pc = passcount

#### **EMULATION MODE**

In-circuit (I) Sets or displays in-circuit mode.

Map (MA) Sets or displays memory map conditions.

Pin (PI) Sets or displays CPU pin status.

## **DEBUGGING & BREAK/EVENT**

Break (B) Sets or displays breakpoint conditions. Event (EV) Sets or displays event point conditions.

Go (G)

Begins program execution.

Next (N)

Traces program in "n" steps.

Trace (T) Sets or displays the trace mode conditions.

## MEMORY:I/O:REGISTER

Assemble (A) Writes assembly language to memory.

Compare (CO) Compares data between user and program memory.

Disassemble (DI) Displays memory contents in mnemonic code.
Dump (D) Displays hexadecimal memory contents.

Examine (E) Displays memory contents in either ASCII code or

hex data.

Fill (F) Fills memory with ASCII code or hex data.

Move (M) Moves data between the target memory and program

memory.

Port (P) Examines and/or changes I/O port contents.
Register (R) Changes or displays the processor registers.

Search (S) Searches memory contents.

#### PROGRAM INPUT/OUTPUT

Load (L) Loads object program from host system through a

specified port.

Save (SA) Saves memory contents to a disk file on the host

system.

Verify (V) Compares an Intel format file to the ICD memory

contents.

#### REAL-TIME TRACE

History (H) Displays the contents of the real-time trace buffer.

#### **OTHERS**

Identify (ID) Displays current ICD device name and firmware

version.

Offset (O) Sets value in offset register for relative addressing.
Print (PR) Controls output of ICD commands to an external

printer.

\* Quit (Q) Reboots to host system.

Supervisor (SU) Sets a breakpoint as a supervisor call.

User (U) Allows terminal console to be used for host computer

console.

\* Z (Z) Expands operation commands.

ASSEMBLE specification: > A mem_addr (cr)  xxxx (Z80 assembler code) (cr)	COMPARE:  >CO beg_addr,end_addr,comp_addr[,UP ,PU]
xxxx (cr)  □ > A 100  0100 LD A,(HL)	□ >CO 100,3FF,20,UP  DISASSEMBLE: >DI [beg_addr] [,end_addr] □ >DI 100,200
0101  BREAK status: > B  Hardware BREAK specification: > B[/A /B /C] M MR  PW OF,addr[,pc] P   MW PR   IA	DUMP:  >D[/W] beg_addr [,end addr]  □ >D/W 100,200  EVENT status: >EV
□ > B/C MR,100,1  Hardware BREAK enable/disable: > B[/A] [/B] [/C] ON OFF CLR □ > B/A ON	EVENT specification: > EV [ST = M MR  MW PR] [,A = addr] [,D = data] [ST = P   PW OP  IA ] [ST = ANY]
Hardware arm/individual BREAK specification:  > B[/A] [/B] [/C] ARM IND  □ > B/A ARM  BREAK initialize—clear Event Done flag:	□ >EV ST=MR,A=100,D=55  EVENT enable/disable: >EV ON OFF CLR □ >EV CLR
> B   N   Software BREAK specification:  > B[/0] [/1] [/2] [/7] addr[,pc]  □ > B/7 100,1  Software BREAK enable/disable:  > B[/0] [/1] [/2] [/7] ON OFF CLR	EXAMINE memory only:  >E[/W] [/N] addr  >E/W 100  EXAMINE and change:  >E[/W] beg_addr = data data data
□ > B/3 ON  Software BREAK op code or enable/disable: > B S = op_code   EN   DI □ > B S = EN	□ >E/W 100=5555 8888  FILL:  >F[/W] [/N] beg_addr,end_addr,data data data □ >F/W 100,3FF,5555
External BREAK HI/LOW:  >B/X HI LO  >B/X LO	GO: >G beg_addr [,end_addr] [,end_addr#2] □ >G 100
External BREAK enable/disable: >B/X ON OFF CLR	Realtime trace status (HISTORY): > H
□ > B/X CLR  Event BREAK enable/disable: > B/E ON OFF □ > B/E OFF  Timeout BREAK enable/disable:	Realtime trace counter reset (HISTORY):  >H CLR  Realtime trace buffer storage mode (HISTORY):  >H BM EM BE CE EE ME[,range]  □ >H ME,500
> B/T ON OFF  □ > B/T ON  Write protect BREAK enable/disable: > B/W ON OFF  □ > B/W OFF	HISTORY search:  > H S,/[addr]/[data]/[IA   MR ] [,ipt] [,tpt]  [MW   PR]  [M1 ]    > H S,/100/55/IA,200,100
5/11 OII	_ > 11 3,1 100/33/1/ 1,200,100

HISTORY format display:  >H M D[,ipt] [,tpt]  □ >H M,200,100  IDENTIFICATION:  >ID  IN-CIRCUIT status:  >I	*QUIT: >Q  REGISTER: >R  REGISTER reset: >R RESET
IN-CIRCUIT specification:  >  0 1 2 (cr)  □ >  2  *LOAD:  >L[/T /P /A /H] filename[.ftype] [,bias]  □ >L/T TEST.HEX,100	REGISTER change:  > R reg types = new value  reg types include A A' PC SP IX IY  B C BC B' C' BC'  D E DE D' E' DE'  H L HL H' L' HL'  I IF F F' S Z P N CY
MAPPING status: > MA	□ > R HL = A000
MAPPING specification:  >MA beg_addr [,end_addr] = RO RW NO US  \[ >MA \ \text{100,200} = RW	*SAVE: > SA[/T /P /A /H] filename[.ftype],beg addr,end_addr[,ua] □ > SA/T TEST.HEX,0,3FF,0
MOVE:  >M beg_addr,end_addr,mov_addr[,UP ,PU]  \[ > M 100,3FF,1000,UP \]	<b>SEARCH:</b> > S[/W] [/D] beg addr,end addr,data data data  □ > S/W 100,200,5555
<b>NEXT:</b> > N steps □ > N 5	SUPERVISOR status: > SU
OFFSET status:	SUPERVISOR specification: > SU[/C /7 /U] ON OFF  □ > SU/7 ON
OFFSET specification: >O &1 &2 &3 &4=addr  □ >0 &2=100	TRACE status: > T
PIN status: >PI	TRACE specification:  >T[/S] A J [,beg_addr] [,end_addr]
PIN specification:  >PI BUSRQ NMI INTR = EN DI  □ >PI BUSRQ = EN	TRACE enable/disable: >T ON OFF CLR
PORT examination: >P beg_addr □ >P 55	□ >T ON  USER: >U code
PORT examination and change: >P port_addr= data data data  □ >P FF= 12 12 34 56 78	<pre>T &gt; U ! *VERIFY: &gt;V[/T /P /A /H] filename[.ftype] [,bias]</pre>
PRINT: >PR ON   OFF  >PR ON	□ > V/T TEST.HEX,100  *ZICE: > Z B C D H M P R W

# **INSTRUCTION SET**

#### 8-BIT LOAD GROUP 16-BIT LOAD GROUP Symbolic Symbolic Operation **Mnemonic** Operation Mnemonic LD dd, nn dd ← nn LDr,s r ← s LDr, n LD IX, nn IX ← nn r ← n IY ← nn r ← (HL) LD IY, nn LD r, (HL) LD HL, (nn) $H \leftarrow (nn + 1)$ LD r, (IX + d) $r \leftarrow (IX + d)$ LD r, (IY + d) $r \leftarrow (IY + d)$ L ← (nn) LD dd. (nn) $dd_{H} \leftarrow (nn + 1)$ LD (HL), r (HL) ← r dd<sub>L</sub> ← (nn) LD(IX + d), r $(IX + d) \leftarrow r$ LD(IY+d), r $(iY + d) \leftarrow r$ LD IX, (nn) $IX_{H} \leftarrow (nn + 1)$ LD (HL), n (HL) ← n $IX_I \leftarrow (nn)$ $(IX + d) \leftarrow n$ LD IY, (nn) $IY_{H} \leftarrow (nn + 1)$ LD(IX + d), nLD(IY + d), n $(IY + d) \leftarrow n$ IY<sub>L</sub> ← (nn) (nn + 1) ← H LDA, (BC) A ← (BC) LD (nn), HL (nn) ← L $A \leftarrow (DE)$ LD A, (DE) LD A, (nn) A ← (nn) LD (nn), dd $(nn + 1) \leftarrow dd_H$ LD (BC), A (BC) ← A (nn) ← dd<sub>l</sub> (DE) ← A LD (nn), IX $(nn + 1) \leftarrow IX_H$ LD (DE), A (nn) ← IXL LD (nn), A (nn) ← A $(nn + 1) \leftarrow IY_H$ LDA, I $A \leftarrow I$ (LD (nn), IY A ← R (nn) ← IYL LDA, R LDI, A I ← A LD SP. HL SP ← HL SP ← IX LDR, A R ← A LD SP, IX LD SP, IY SP ← IY PUSH qq $(SP - 2) \leftarrow qqL$ $(SP - 1) \leftarrow qqH$ s = Sign flag = Zero flag **PUSHIX** $(SP - 2) \leftarrow IX_{l}$ Z P/V = Parity/overflow flag $(SP - 1) \leftarrow IX_H$ Н = Haif carry flag **PUSHIY** $(SP - 2) \leftarrow IY_1$ = Add/sub flag (SP - 1) ← IYH = Carry/link flag POP qq $qq_{H} \leftarrow (SP + 1)$ qq<sub>1</sub> ← (SP)

**POPIX** 

**POPIY** 

 $IX_{H} \leftarrow (SP + 1)$  $IX_{L} \leftarrow (SP)$ 

 $IY_{H} \leftarrow (SP + 1)$  $IY_{I} \leftarrow (SP)$ 

# **INSTRUCTION SET (Cont.)**

EXCHANGE GROUP AND BLOCK TRANSFER AND SEARCH GROUP

		SEARCH GROU	,, , ,,
Mnemonic	Symbolic Operation	Mnemon	Symbolic lic Operation
EX DE, HL	DE ↔ HL	LDDR	(DE) ← (HL)
EX AF, AF	AF ↔ AF′		DE ← DE – 1
EXX	/BC ↔ BC <sup>1</sup> \		HL ← HL – 1
	DE ↔ DE′		BC ← BC – 1
	\HL ↔ HL'/		Repeat until
EX (SP), HL	H ↔ (SP + 1)		BC = 0
	L ↔ (SP)	CPI	A (HL)
EX (SP), IX	IX <sub>H</sub> ↔ (SP + 1)		HL ← HL + 1
	IX <sub>L</sub> ↔ (SP)		BC ← BC – 1
EX (SP), IY	IY <sub>H</sub> ↔ (SP + 1)	CPIR	A (HL)
	IY <sub>L</sub> ↔ (SP)		HL. ← HL + 1
LDI	(DE) ← (HL)		BC ← BC – 1
	DE ← DE + 1		Repeat until
	HL ← HL + 1		A = (HL) or
	BC ← BC – 1		BC = 0
LDIR	(DE) ← (HL)	CPD	A (HL)
	DE ← DE + 1		HL ← HL – 1
	HL ← HL + 1		BC ← BC – 1
	BC ← BC – 1	CPDR	A (HL)
	Repeat until		HL. ← HL – 1
	BC = 0		BC ← BC – 1
LDD	(DE) ← (HL)		Repeat until
	DE ← DE – 1		A = (HL)  or
	HL ← HL – 1		BC = 0
	BC ← BC – 1		
(0.055)		<b>A</b> (1	· · · · · · · · · · · · · · · · · · ·
n = (0-255) r = registe			affected by operation unchanged
	on of Address		reset
ii = index r			set
R = refresh			't care
nn = (0-6555) ss = 16 bit le			rflow
dd = pairs B	ocation, BC, DE, HL, SP SC, DE, HL, SP	P pari	ıty
qq = pairs A	F, BC, DE, HL		
	SC, DE, IX, SP		
rr = pairs B	C, DE, IY, SP		

= The extension in relative addressing mode

# **INSTRUCTION SET (Cont.)**

### 8-BIT ARITHMETIC AND LOGICAL GROUP **Symbolic** Mnemonic Operation ADD A, r $A \leftarrow A + r$ ADD A, n $A \leftarrow A + n$ $A \leftarrow A + (HL)$ ADD A, (HL) ADDA, (IX+d) $A \leftarrow A + (IX + d)$ ADDA, $(IY + d) A \leftarrow A + (IY + d)$

JRe JRC, e

JRNC, e

JRZ, e

JR NZ, e

JP(HL)

JP(IX)

JP(IY)

DJNZ, e

JUMP GROUP	
	Symbolic
Mnemonic	Operation
IDaa	DO

Mnemonic	Symbolic Operation
JPnn	PC ← nn
JP cc, nn	If condition cc
	is true PC ← nn,
	otherwise
	continue
JRe	PC ← PC + e

If C = 0, continue If C = 1, PC ← PC + e

If C = 1,

continue

PC ← PC + e

If C = 0,

If Z = 0

If Z = 1,

continue If Z = 0.

PC ← HL

PC ← IX

PC ← IY B ← B – 1

If B = 0. continue If  $B \neq 0$ , PC ← PC + e

continue If Z = 1,

PC ← PC + e

PC ← PC + e

ADC A, s	A ← A + s + CY
SUBs	A ← A – s
SBC A, s	$A \leftarrow A - s - CY$
ANDs	A←A△s
ORs	A ← A ▽ s
XOR s	A ← A ⊕ s

CPs

INCr

DEC s

DECIY

INC (HL)

$$\begin{array}{c}
A \leftarrow A \ \forall \ s \\
A \leftarrow A \ \oplus s \\
A - s \\
r \leftarrow r + 1
\end{array}$$

s ← s – 1

 $(HL) \leftarrow (HL) + 1$ 

INC (IX + d) 
$$(IX + d) \leftarrow (IX + d) + 1$$

INC (IY + d) 
$$(IY + d) \leftarrow (IY + d) + 1$$

# 16-BIT ARITHMETIC GROUP

Mnemonic	Operation Symbolic
ADD HL, ss	HL ← HL + ss
ADC HL, ss	HL ← HL + ss ↔ C
SBC HL, ss	HL ← HL – ss – C
ADD IX, pp	IX ← IX + pp
ADD IY, rr	IY ← IY + rr
INC ss	ss ← ss + 1
INCIX	IX ← IX + 1
INCIY	IY ← IY + 1
DEC ss	ss ← ss – 1
DECIX	IX ← IX – 1

| IY ← IY – 1

IC GROUP	
Symbolic	
Operation	

. ← HL + ss
. ← HL + ss↔CY
. ← HL – ss – CY
← IX + pp
← IY + rr
← ss + 1
← IV + 1

BIT SET, RESET AN	D TEST GROUP
	Symbolic

- r <sub>b</sub>
. D
$(IX + d)_b$
$-\overline{(IX+d)_b}$
$-\overline{(IY+d)_b}$
← 1
L) <sub>b</sub> ← 1
+ d) <sub>b</sub> ← 1
← 0
Ē r, (HL),
(IX + d),
(IY + d)

# **INSTRUCTION SET (Cont.)**

# CALL AND RETURN GROUP

CALL AND RETURN GROUP								
Mnemonic	Symbolic Operation	Mnemonic	Symbolic Operation					
CALLnn	(SP – 1) ← PC <sub>H</sub>	IN A, (n)	A ← (n)					
	(SP – 2) ← PCL	IN r, (C)	r ← (C)					
	PC ← nn		if r = 110 only					
CALL cc, nn	If condition cc		the flags will					
	is false continue,		be affected					
	otherwise same	INI	(HL) ← (C)					
	as CALL nn		B ← B – 1					
RET	PC <sub>L</sub> ← (SP)		HL ← HL + 1					
	PC <sub>H</sub> ← (SP + 1)	INIR	(HL) ← (C)					
RETcc	If condition cc		B ← B – 1					
	is false continue,		HL←HL+1					
	otherwise same		Repeat until					
	as RET		B = 0					
RETI	Return from	IND	(HL) ← (C)					
	interrupt		B ← B – 1					
RETN <sup>1</sup>	Return from		HL ← HL – 1					
	non maskable	INDR	(HL) ← (C)					
	interrupt		B ← B – 1					
RSTp	(SP – 1) ← PC <sub>H</sub>		HL←HL-1					
·	(SP – 2) ← PC <sub>I</sub>		Repeat until					
	PC <sub>H</sub> ← 0		B=0					
	PC <sub>I</sub> ← p	OUT (n), A	(n) ← A					
	. <u>-</u> .	OUT (C), r	(C) ← r					
		OUTI	(C) ← (HL)					
			B ← B – 1					
			HL←HL+1					
		OTIR	(C) ← (HL)					
			B ← B – 1					
			HL←HL+1					
			Repeat until					
			B = 0					
		OUTD	(C) ← (HL)					
			B ← B – 1					
			HL←HL-1					
		OTDR	(C) ← (HL)					
			B ← B – 1					
			HL ← HL – 1					
			Repeat until					
			B = 0					


# ASCII CHARACTER SET (7-Bit Code)

LSD	MSD	0 000	1 001	2 010	3 011	4 100	5 101	6 110	7 111
0	0000	NUL	DLE	SP	0	@	Р	í	р
1	0001	SOH	DC1	!	1	Α	Q	а	q
2	0010	STX	DC2	٠,,	2	В	R	b	r
3	0011	ETX	DC3	#	3	С	S	С	s
4	0100	EOT	DC4	\$	4	D	Т	d	t
5	0101	ENQ	NAK	%	5	E	U	е	u
6	0110	ACK	SYN	&	6	F	V	f	v
7	0111	BEL	ETB	,	7	G	W	g	w
8	1000	BS	CAN	(	8	Н	Х	h	×
9	1001	HT	EM	)	9		Υ	i	у
A	1010	LF	SUB	0	:	J	Z	j	z
В	1011	VT	ESC	+	;	K	[	k	{
С	1100	FF	FS	,	<	L	1	1	
D	1101	CR	GS		=	М	]	m	}
E	1110	so	RS		>	N	1	. n	~
F	1111	SI	US	1	?	0	←	0	DEL

# **Z80-CPU REGISTER CONFIGURATION**

MAIN REG	SET	ALTERNATE REG SET				
ACCUMULATOR A	FLAGS F	ACCUMULATOR A	FLAGS F			
В	С	В	С			
D	E	D	Ε			
Н	L	Н	L			

GENERAL PURPOSE REGISTERS



# **Hex-Decimal Conversion**

	6 5		4		3		2		1		
HE	X = DEC	Ħ	X = DEC	HEX = DEC		HEX = DEC		HEX = DEC		HEX = DEC	
0	0	0	0	0	0	0	0	0	0	0	0
1	1,048,576	1	65,536	1	4,096	1	256	1	16	1	1
2	2,097,152	2	131,072	2	8,192 ~	2	512	2	32	2	2
3	3,145,728	3	196,608	3	12,288	3	768	3	48	3	3
4	4,194,304	4	262,144	4	16,384	4	1,024	4	64	4	4
5	5,242,880	5	327,680	5	20,480	5	1,280	5	80	5	5
6	6,291,456	6	393,216	6	24,576	6	1,536	6	96	6	6
7	7,340,032	7	458,752	7	28,672	7	1,792	7	112	7	7
8	8,388,608	8	524,288	8	32,768	8	2,048	8	128	8	8
9	9,437,184	9	589,824	9	36,864	9	2,304	9	144	9	9
A	10,485,760	Α	655,360	Α	40,960	Α	2,560	Α	160	Α	10
В	11,534,336	В	720,896	В	45,056	В	2,816	В	176	В	11
С	12,582,912	С	786,432	С	49,152	С	3,072	С	192	С	12
D	13,631,488	D	851,968	D	53,248	D	3,328	D	208	D	13
E	14,680,064	Ε	917,504	Ε	57,344	Ε	3,584	Ε	224	Ε	14
F	15,728,640	F	983,040	F	61,440	F	3,840	F	240	F	15
	0123 4567			0123 4567			0123 456			567	
	BYTE			BYTE			BYTE				

# **ERROR MESSAGES**

ERROR MESSAGE	DISPLAYED WHEN;				
UNABLE BREAK ADDRESS	a software break is specified in the non-RAM area				
MULTI BREAK ADDRESS	a software break is duplicated at the same address				
WARNING UNABLE SOFT BREAK	a software break is set at the address presently not mapped in RAM				
***FILE NOT FOUND	no file exists				
***DISK READ ERROR	a disk read error occurs				
***DISK WRITE ERROR	a sum check error occurs				
***NO DIRECTORY SPACE	no blank area available				
C?>	a command code error occurs				
P?>	a parameter code error occurs				
<i>!</i> ?>	a modifier code error occurs				
MEMORY WRITE ERROR AT XXX	there is a memory modification error				
MEMORY TIMEOUT ERROR AT XXXX	memory I/O in the target system does not respond to ICD access				

timeouts a waitstate

an input error occurs

the limit

the break specification exceeds

I/O TIMEOUT ERROR AT XX

XXXX INPUT ERROR

**BREAK BUSY**